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This communication presents HALOTIS, a novel high
accuracy logic timing simulation tool, that incorporates a
new simulation algorithm based on different concepts for
transitions and events. This new simulation algorithm is
intended for including the inertial and degradation delay
models. Simulation results are very similar to those
obtained by electrical simulators, and show a higher
accuracy compared to conventional delay models
implemented in current logic simulators.
1. Introduction
As digital circuits become larger and faster, better anal-
ysis tools are required. It means that logic simulators must
be able to handle bigger circuitry in a more accurate way.
Simulating large circuits is aided by the evolution of com-
puter systems capabilities, and accuracy is improved by
providing more realistic delay models.
Currently, there exist accurate delay models for CMOS
digital circuits which take account of most modern issues
[1, 2, 3, 4]: low voltage operation, sub-micron and deep
sub-micron devices, transition waveforms, etc. Besides
these effects, there are also dynamic situations which
should be handled by the delay model. The most important
dynamic effects are the so-called input collisions [5]: the
gate’s behavior when two or more input transitions happen
close in time may be quite different from the response to an
isolate input transition. Of all these input collisions, there
is a special interest in the glitch collisions, which are those
that might cause an output glitch. Being able to handle
these glitch collisions is important since they are more and
more likely to happen in current fast circuits, and it will
help us to determine race conditions and truly power con-
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Project TIC 2000-1350sumption due to glitches [6,7]. This is also strongly related
to the modeling of the inertial effect [8], which determines
when a glitch is filtered, and to the triggering of metastable
behavior in latches [9, 10, 11, 12]. Other authors have deal
with the problem of glitches, either partially or not very
accurately [5, 6, 7, 13].
In [14, 15, 16, 17] a new model denominated Inertial
and Degradation Delay Model (IDDM) has been intro-
duced. This model combines the degradation effect of
glitches with a new algorithm to handle the inertial effect.
When trying to incorporate this model in the current logic-
timing simulators, as VHDL standard simulator or VER-
ILOG, there are many problems difficult to solve since the
new proposed approach dealing with degradation and iner-
tial effects significantly affects the simulation algorithm
itself. Therefore it is necessary to build a new logic-timing
simulation tools based on the new algorithm to include the
IDDM.
In this paper we present a new logic-timing simulator
called HALOTIS including the IDDM. The work is orga-
nized as follows. In the next section we resume the IDDM.
In the third section we describe the new simulation algo-
rithm implemented in HALOTIS. As it will be shown, the
most interesting aspects of HALOTIS is the novel dealing
of stimuli in signals and the simulation algorithm. Results
of simulation are presented in fourth section, showing a
good agreement with electrical simulation, and CPU time
very similar to those from other logic simulators. Lately,
we present the most important conclusions of the work.
2. The IDDM model
Typical models for logic simulation only consider the
inertial effect to deal with very narrow pulses. These mod-
els show a discontinuous behavior for very similar input
conditions. This discontinuity is due to the fact that
depending on its width, an input pulse may be in a normal
propagation or a filtering (non-propagation) region. How-
ever, the change in the behavior of a true gate is not abrupt,
rather continuous and gradual. In fact, two limit cases
appear in real behavior: one for wide pulses that are propa-
gated normally and another for very narrow pulses that are
eliminated, but there is a pulse-width range between them
in which pulses are neither eliminated nor propagated nor-
mally. Inside this range, the output pulse width is smaller
than the corresponding input pulse width. In such a case,
the pulse is considered to be degraded.
We showed in [15,16,17] that the delay decreases expo-
nentially as pulses are shortened. Full degradation effect
insights were studied for the case of CMOS gates and a
delay model that takes into account the exponential behav-
ior of the degradation effect was also presented. The main
results of this model can be summarized as follows: only
two parameters for each type of transition, and , are
needed to model the degradation effect, resulting in the fol-
lowing formula:
(eq. 1)
where is the normal propagation delay, that can be
calculated using a conventional delay model [1, 2], is the
time elapsed since the last output transition in the gate's
output took place, which measures the internal state of the
gate, and and are the degradation parameters which
depend on the output load ( ), the supply voltage ( ),
the input transition time ( ) and the position of the input
that is changing state ( ). It has been obtained in [15] that
this dependence can be expressed as:
(eq. 2)
(eq. 3)
where “x” stands for “r” or “f” depending on the sense of
the output transition (rise or fall respectively).
Glitch degradation should be combined with inertial
effect because, after sucesive degradations, a runt pulse will
be eliminated. In [14] we have demostrated that the conven-
tional model for inertial effect, defined as an inertial delay,
may produce wrong results in a logic simulation. This can
be observed in Figure 1 and, as consequence, the accuracy
of the simulation decreases. In this work we propose a new
treatment for the inertial effect, that together with the DDM
model results in the IDDM model: Inertial and Degradation
Delay Model.
The basic difference between current models for the
inertial effect and the proposed model, lies in the choice of
the exact place where pulses are filtered. In classical mod-
els, one pulse is rejected at the output of a gate if when
propagating through the gate, it does not reach the middle
point of the logic swing, meaning that the pulse does not
exist for any gate’s input connected to this output signal.
However, in our proposal, any output pulse is taken into
account, even if it does not reach the middle point of the
logic swing. At the inputs of the gates connected to this out-
put, it is decided if this pulse is able to produce a transition
in those gates or not. In this way is possible that a small
pulse, can be propagated through one or more gates, while
cannot be propagated through other different gates con-
nected to the same signal.
With this idea, in [14] it is provided the model with a
new parameter VT that is the voltage threshold associated to
the gate input. A pulse in input is only propagated if it
crosses the VT value.
It is important to notice that, in order to implement this
model in a logic-timing simulator, it is necessary to handle
signals with both timing and voltage parameters. For this
reason it is not possible to include this model in current
logic simulation tools. We have developed a simulator
adapted to IDDM which contains a new simulation algo-
rithm as shows next section.
3. HALOTIS Simulator
As it was previously mentioned, we have developed a
new logic timing simulator named HALOTIS. Figure 2
shows the class diagram of HALOTIS, where the relations
between the implemented data structures can be seen. The
main characteristics of this simulator are the new way to
deal with stimuli and a novel simulation algorithm.
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Figure 1. Inertial delay wrong results. a) Simulated
circuit and transfer characteristics of inverters. b)
HSPICE simulation results. c) Logic simulation
results using the inertial delay model.
(b) (c)
3.1 Dealing with stimulis.
To improve simulation accuracy, we distinguish
between “transition” and “event”. A transition is a signal
changing from “0” to “1” or “1” to “0”. They are approxi-
mated by a linear curve and determined by the rise or fall
time (τx) and the instant when the transition begins (t0). As
gate inputs may have individual input thresholds (Vt), a sin-
gle transition may trigger a gate activation at different volt-
ages, which means different times for a signal that drivers
various gate’s inputs (Figure 3). Each time a transition
crosses an input threshold, an event is generated. The simu-
lation is performed in terms of events, taking account of
individual input thresholds.
Both the transitions and the events are stored in different
data structures. The transitions use a list-type structure,
storing timing parameters τx and t0 where x indicates rise or
fall transition type. The events a use queue-type structure,
storing only the time instant (E) when the event takes place.
Every event is associated to a gate input that is included in
the data structure that holds the circuit netlist, and also to
the transition that caused the event
3.2 Simulation Algorithm
In Figure 4, it can be seen the basic steps of the pro-
posed simulation algorithm. Every step performs the tasks
that are described below.
The task of the first step is to get the first event from the
event queue, and get all associated data from the class rela-
tions. These data are the gate and the gate input where event
occurs and the transition that produces it.
In the second step, the output transition is calculated
using the DDM directly.
When the output transition is calculated and generated,
the algorithm enters a loop where two tasks must be per-
formed. First, it must generate all events associated to this
transition and, second, it must evaluate the presence of iner-
tial effect in every gate input. This process begins finding
out the associated gate input to the current transition
through the relations between the transition class and gate
input class. For each gate input, the Ej event is calculated
which will be the j-th event associated to this gate input.
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Figure 2. HALOTIS class diagram
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Figure 5. 4x4 Multiplier circuit
This event is compared with the previous event in this same
input (Ej-1). If the new event takes place after the previous
one, it is inserted in the event queue, otherwise, the previ-
ous event is removed from the queue.
4. Simulation Results
Figure 5 shows a 4x4 bit multiplier circuit, whose simu-
lation results will serve to verify HALOTIS. The circuit has
been designed in a 0.6µm CMOS technology.
Figure 6 includes the simulation results of the input
sequence 0x0, 7x7, 5xA, Ex6, FxF obtained with HSPICE,
HALOTIS-DDM and HALOTIS-CDM. HALOTIS-DDM
is the simulator HALOTIS incorporating DDM, while
HALOTIS-CDM incorporates a conventional delay model,
that is, without degradation effect. This is neccesary to
compare different types of simulation results.
It is observed that HALOTIS-DDM and HSPICE results
are very similar, while HALOTIS-CDM results shows
much more output transitions than the others. This is due to
the exclusion of degradation effect, making the glitches
generated in the circuit being propagated to the output. In
both HSPICE and HALOTIS-DDM, these glitches are deg-
radated and, finally, rejected from the output.
Figure 7 shows the simulation results of the 0x0, FxF,
0x0, FxF, 0x0 multiplication sequence. From the point of
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Figure 6. Simulation results of the 0x0, 7x7, 5xA,
Ex6, FxF multiplication sequence with a) HSPICE,
b) HALOTIS-DDM, c) HALOTIS-CDM
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Figure 7. Simulation results of the 0x0, FxF, 0x0,
FxF multiplication sequence with a) HSPICE, b)
HALOTIS-DDM, c) HALOTIS-CDM
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view of the waveforms, the conclusions of the analysis are
the same than those explained in the previous case.
A very interesting aspect of the results are concerning
the switching activity. Table 1 includes the measurement of
the switching activity for HALOTIS-DDM and HALOTIS-
CDM. It is very significative that the use of conventional
delay models can produce an overestimation in switching
activity up to the 40%.
On the other hand, Table 2 includes the CPU times for
different kinds of simulation. As expected, HALOTIS is
between 2 or 3 orders of magnitude faster than HSPICE.
Another interesting result is that HALOTIS-DDM is faster
than HALOTIS-CDM due to the reduced switching activity
of the former.
5. Conclusions
Because of the features of Inertial and Degradation
Delay Model (IDDM) for CMOS gates, their inclusion in
current logic-timing simulators is a very complex task. For
this reason, we have developed HALOTIS, a new timing-
logic simulation tool. The most relevant aspects of HALO-
TIS are the novel way to deal with of stimuli and the simu-
lation algorithm, able to include the IDDM. Thus,
HALOTIS can provide high accuracy simulation results,
very similar to those provided by electrical simulators as
HSPICE, reducing up to three orders of magnitude the CPU
simulation time. When comparing to conventionals event-
driven techniques, the results are more accurate when con-
sidering the propagation and degradation of glitches and
narrow pulses, even spending less simulation time, since
HALOTIS contemplates a reduction in the switching activ-
ity due to the inclusion of the inertial and degradation
effects.
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 Table 1. HALOTIS simulation results statistics
Sequence
Events Filtered events
HALOTIS-
DDM
HALOTIS-
CDM
Overst. CDM
(%)
HALOTIS-
DDM
HALOTIS-
CDM
0x0, 7x7, 5xA, Ex6, FxF 959 1411 47 27 1
0x0, FxF, 0x0, FxF, ... 1312 1992 52 66 6
 Table 2. CPU time in seconds for simulations.
Sequence HSPICE HALOTIS-DDM
HALOTIS-
CDM
0x0, 7x7, 5xA, Ex6, FxF 112.9 0.39 0.55
0x0, FxF, 0x0, FxF, ... 123.0 0.48 0.76
